




Product Preview

DUAL JK NEGATIVE EDGE-TRIGGERED FLIP-FLOP

DESCRIPTION — MC54F/74F113 offers individual J, K, Set and Clock inputs. When the clock goes HIGH the inputs are enabled and data may be entered. The logic level of the J and K inputs may be changed when the clock pulse is in either state and the bistable will perform according to the Truth Table as long as minimum setup and hold times are observed. Input data is transferred to the outputs on the falling edge of the clock pulse.

LOGIC DIAGRAM (one half shown)



TRUTH TABLE

INPUTS		OUTPUT
J	K	Q
L	L	Q_n
L	H	L
H	L	H
H	H	\bar{Q}_n

Asynchronous Inputs:
 LOW input to \bar{S}_D sets Q to HIGH level
 Set is independent of clock


t_n = Bit time before clock pulse
 t_{n+1} = Bit time after clock pulse
 H = HIGH Voltage Level
 L = LOW Voltage Level

MC54F/74F113


DUAL JK EDGE-TRIGGERED FLIP-FLOP

FAST™ SCHOTTKY TTL


LOGIC SYMBOL



VCC = Pin 14
 GND = Pin 7



CONNECTION DIAGRAM



J Suffix — Case 632-08
 (Ceramic)
 N Suffix — Case 646-06
 (Plastic)
 D Suffix — Case 751A-02
 (SOIC)

This document contains information on a product under development. Motorola reserves the right to change or discontinue this product without notice.

MC54F/74F113

GUARANTEED OPERATING RANGES

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
V _{CC}	Supply Voltage*	54, 74	4.50	5.0	5.50	V
T _A	Operating Ambient Temperature Range	54	-55	25	125	°C
		74	0	25	70	
I _{OH}	Output Current — High	54, 74			-1.0	mA
I _{OL}	Output Current — Low	54, 74			20	mA

*74F devices may be operated over the 4.5 to 5.5 V supply range where they will meet the specifications of 54F devices over the 0° to 70°C temperature range.

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS
		MIN	TYP	MAX		
V _{IH}	Input HIGH Voltage	2.0			V	Guaranteed Input HIGH Voltage
V _{IL}	Input LOW Voltage			0.8	V	Guaranteed Input LOW Voltage
V _{IK}	Input Clamp Diode Voltage			-1.2	V	I _{IN} = -18 mA V _{CC} = MIN
V _{OH}	Output HIGH Voltage	54, 74	2.5	3.4	V	I _{OH} = -1.0 mA V _{CC} = 4.5 V
		74	2.7	3.4	V	I _{OH} = -1.0 mA V _{CC} = 4.75 V
V _{OL}	Output LOW Voltage		0.35	0.5	V	I _{OL} = 20 mA V _{CC} = MIN
I _{IH}	Input HIGH Current			20	μA	V _{CC} = MAX, V _{IN} = 2.7 V
				100	μA	V _{CC} = MAX, V _{IN} = 7.0 V
I _{IL}	Input LOW Current (J and K Inputs) ($\overline{C_P}$ Inputs) ($\overline{C_D}$ and $\overline{S_D}$ Inputs)			-0.6	mA	V _{CC} = MAX, V _{IN} = 0.5 V
				-2.4	mA	
				-3.0	mA	
I _{OS}	Output Short Circuit Current (Note 2)	-60		-150	mA	V _{CC} = MAX, V _{OUT} = 0 V
I _{CC}	Power Supply Current		12	19	mA	V _{CC} = MAX, V _{CP} = 0 V

NOTES:

- For conditions such as MIN or MAX, use the appropriate value specified under guaranteed operating ranges.
- Not more than one output should be shorted at a time, nor for more than 1 second.

AC CHARACTERISTICS

SYMBOL	PARAMETER	54/74F		54F		74F		UNITS
		T _A = +25°C V _{CC} = +5.0 V C _L = 50 pF		T _A = -55 to +125°C V _{CC} = 5.0 V ± 10% C _L = 50 pF		T _A = 0 to +70°C V _{CC} = 5.0 V ± 10% C _L = 50 pF		
		MIN	MAX	MIN	MAX	MIN	MAX	
f _{max}	Maximum Clock Frequency	110						MHz
t _{PLH}	Propagation Delay C _{Pn} to Q _n or $\overline{Q_n}$	2.0	6.0			2.0	7.0	ns
t _{PHL}		2.0	6.0			2.0	7.0	
t _{PLH}	Propagation Delay $\overline{S_{Dn}}$ to Q _n or $\overline{Q_n}$	2.0	6.5			2.0	7.5	ns
t _{PHL}		2.0	6.5			2.0	7.5	

MC54F/74F113

AC OPERATING REQUIREMENTS

SYMBOL	PARAMETER	54/74F			54F		74F		UNITS
		T _A = +25°C V _{CC} = +5.0 V			T _A = -55 to +125°C V _{CC} = 5.0 V ± 10%		T _A = 0 to +70°C V _{CC} = 5.0 V ± 10%		
		MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t _s (H)	Set up Time, HIGH or LOW	4.0					4.0		ns
t _s (L)	J _n or K _n to \overline{CP}_n	3.0					3.0		
t _h (H)	Hold Time, HIGH or LOW	0					0		ns
t _h (L)	J _n or K _n to \overline{CP}_n	0					0		
t _w (H)	\overline{CP}_n Pulse Width, HIGH or LOW	4.5					4.5		ns
t _w (L)	\overline{CP}_n Pulse Width, HIGH or LOW	4.5					4.5		
t _w (L)	\overline{SD}_n Pulse Width LOW	4.5					4.5		ns
t _{rec}	Recovery Time \overline{SD}_n to CP	4.0					5.0		ns

AC TEST CIRCUIT




Fig. 1